

# AVR<sup>®</sup>


8-bit Microcontrollers

# AVR32<sup>®</sup>

32-bit Microcontrollers and Application Processors

*THOSE WHO ARE LAST NOW WILL BE FIRST  
THEN, AND THOSE WHO ARE FIRST WILL BE  
LAST.*

MATTHEW 20:16




➔ *Introduction to AVR Assembly Language Programming II*  
February 2009



Everywhere You Are<sup>®</sup>

# AVR Stack Operations

## READING




### The AVR Microcontroller and Embedded Systems using Assembly and C)

by Muhammad Ali Mazidi, Sarmad Naimi, and Sepehr Naimi

Chapter 3: Branch, Call, and Time Delay Loop

Section 3.2: Call Instructions and Stack



AVRBeginners.Net

[Jumps, Calls and the Stack](#)

# Contents

<b>Reading</b> .....	2
Working with Stacks .....	4
Stack Operation on a Call Instruction .....	5
Amazing Lab Design Example .....	6
CALL Instruction Encoding .....	7
RCALL Instruction Encoding .....	8
RET Instruction Encoding .....	9

## WORKING WITH STACKS

### Stacks

FIFO and LIFO

SP

Initialization

### LIFO Stack Operations (Push and Pop)

Explicit `push` and `pop`

RTL (Register Transfer Language)	
<code>push Rn</code>	
<code>M[SP] ← Rn</code>	<code>SP ← SP - 1</code>
<code>pop Rn</code>	
<code>SP ← SP + 1</code>	<code>Rn ← M[SP]</code>

Implicit `rcall`, `call`, `icall`, `ret`, `reti`

### Working with the Stack (3 questions and answers)


Word Size 1 byte

Points At Empty Byte



Direction Decrements stack by 2 for implicit (call) and by 1 for explicit (push) stack operations

### The Program Counter byte ordering on the SRAM stack is **Big Endian**.

## STACK OPERATION ON A CALL INSTRUCTION




## AMAZING LAB DESIGN EXAMPLE



## CALL INSTRUCTION ENCODING


- All control transfer addressing modes modify the program counter.
- The Program Counter byte ordering on the SRAM stack is **Big Endian**.



## RCALL INSTRUCTION ENCODING


### UNCONDITIONAL

0	rjmp	k
1	rcall	k



### CONDITIONAL

0	brbs	s, k
1	brbc	s, k



		alias			
SREG	sss	brbs s, k		brbc s, k	
I	111	bric k		brid k	
T	110	brts k		brtc k	
H	101	brhs k		brhc k	
S	100	brlt k		brge k	
V	011	brvs k		brvc k	
N	010	brmi k		brpl k	
Z	001	breq k		brne k	
C	000	brcs k	brlo k	brcc k	brsh k

### NOTES

1. See Register Direct Addressing for encoding of skip register bit set/clear instructions sbrc and sbrs.
2. See I/O Direct Addressing for encoding of skip I/O register bit set/clear instructions sbis and sbic.



