EE 346 Microprocessor Principles and Applications

An Introduction to Microcontrollers, Assembly Language, and Embedded Systems



An Introduction to Microcontrollers, Assembly Language, and Embedded Systems



READING

The AVR Microcontroller and Embedded Systems using Assembly and C) by Muhammad Ali Mazidi, Sarmad Naimi, and Sepehr Naimi

Chapter 0: Introduction To Computing

Section 0.1: Number Systems and Appendix A "Number Systems" at the end of this document

Section 0.2: Digital Primer

Chapter 1: The AVR Microcontroller: History and Features

Section 1.1: Microcontrollers and Embedded Processors

Chapter 2: AVR Architecture and Assembly Language Programming

Section 2.5: AVR Data Format and Directives

Section 2.6: Introduction to AVR Assembly Programming

Section 2.7: Assembling An AVR Program

An Introduction to Microcontrollers, Assembly Language, and Embedded Systems

CONTENTS

Reading	2
What is an Embedded System?	4
The Building Blocks of an Embedded System	5
What is an Arduino?	6
What is 3DoT?	7
What is The 3DoT Maze Kit?	8
What is a Program?	9
How is Machine Code Related to Assembly Language?	10
Anatomy of an Assembly Instruction	11
Design Example	12
Development Steps	13
Help	14

An Introduction to Microcontrollers, Assembly Language, and **Embedded** Systems WHAT IS AN EMBEDDED SYSTEM?

- An embedded system is an electronic system that contains at least one controlling device, i.e. "the brain", but in such a way that it is hidden from the end user. That is, the controller is embedded so far in the system that usually users don't realize its presence.
- Embedded systems perform a dedicated function.



EE Course	Technology	Tools
EE201	Discrete Logic	Boolean Algebra
EE301	Field Programmable Gate Array (FPGA), Application-Specific Integrated Circuit (ASIC)	HDL (typically VHDL or Verilog)
EE346	Microcontroller	Program (typically C++ or Assembly)
EE443	System on a Chip (SoC)	System Level Design Language

What is the *Controlling Device*?

An Introduction to Microcontrollers, Assembly Language, and Embedded Systems

THE BUILDING BLOCKS OF AN EMBEDDED SYSTEM

"This course will be an introduction to modern **RISC** based **microcontrollers** and assembly language programming. We will use the **Atmel AVR** family of microcontrollers to teach hardware design of small, minimum-component systems performing simple task-oriented activities." Source: EE346 Syllabus



An Introduction to Microcontrollers, Assembly Language, and Embedded Systems



WHAT IS AN ARDUINO?

- Arduino is an open-source electronics PCB containing a microcontroller and the things needed to support it: Power Supply, Communications, Reset Button, Clock, and Connectors for adding Sensors and Actuators in the physical world.
- Using an Arduino you can develop interactive objects, taking inputs from a variety of switches or sensors, and controlling a variety of lights, motors, and other physical outputs.
- The Arduino consists of two parts; the hardware and the software.
 - Our Robot Board is based on the Arduino Leonardo which contains an ATmega32U4
 8 bit microcontroller.
 - We will be using AVR Studio to develop the software for the Arduino in place of the Arduino IDE and associated Scripting Language.



WHAT IS **3DOT**

3DoT (The **3D** of **T**hings) is a micro-footprint 3.5 x 7 cm all-in-one Arduino compatible microcontroller board designed for robot projects by Humans for Robots.

- Microcontroller: ATmega32U4
- **Bluetooth**: FCC-certified BLE 5.0 module
- Power Management:
 - RCR123A battery holder
 - Included 600 mAh rechargeable battery
 - Microchip MCP7383 battery charge controller
 - External battery connector for input voltages between 4 – 18 V
 - Reverse polarity protection plug in the battery backwards? No problem
- Motors & Servos:
 - 2x JST motor connectors
 - 2x standard servo connectors
- Expansion:
 - 16-pin top female headers for shields providing I/O, I²C, SPI, USART, 3.3 V and 5 V.
 - Forward-facing 8-pin female header for sensor shields providing 4 analog pins, I²C, and 3.3 V power – for sensor shields like infrared or metal-detecting shields. Great location for headlights, lasers, ultrasonics, etc.
- Programming switch: Three-position switch for easy programming
 - No more double-tapping a button and rushing to program your board, or your robot trying to drive away while programming. Set the switch to PRG to program, RUN to execute your code.





WHAT IS THE 3DOT MAZE KIT?

Designed by Humans for Robots for CSULB EE Digital Design and Project courses, the 3DoT Maze

Kit includes *almost* everything needed to complete the Labs.

KIT CONTENTS

- 3DoT PaperBot Chassis
 - 3DoT Board v10.1
 - o Bluetooth LE module
 - \circ Wood Chassis
 - Drivetrain (motors, wheels, caster)
- IR Sensor Shield
- (soldered)
- Wheel Rotary Encoder Shield
- 3x4 ft Maze (Back/White, Color based on cost)

NOT INCLUDED

- PaperBot Template (Free Download)
- USB-B cable
- Playing Cards (Free Download)



WHAT IS A PROGRAM?

- The *Program* is a "very specific list of instructions" to the computer.
- The process of "creating the program" is where much of an electrical engineer's time is spent.
- The program is often referred to as *Software*, while the physical system components are called *Hardware*. Software held within non-volatile memory is called *Firmware*.
- Software design is all about creating patterns of 0's and 1's in order to get the computer to do what we want. These 0's and 1's are known as *Machine Code*.



• The architecture of the processer (or computer) within a microcontroller is unique as are the *Machine Code Instructions* it understands.

0010 0111 0000 0000 1110 1111 0001 1111

• The list of Machine Code Instructions understood by a Microcontroller is known as the *Machine Language*.

How IS MACHINE CODE RELATED TO ASSEMBLY LANGUAGE?

Machine Code (The language of the machine)

• Binary Code (bit sequence) that directs the computer to carry

out (execute) a pre-defined operation.

0010	0111	0000	0000
1110	1111	0001	1111
1011	1001	0000	0111
1011	1001	0001	1000

Assembly Language

- A computer language where there is a one-to-one correspondence between a symbolic (assembly language instruction) and a **machine code** instruction.
- The language of the machine in human readable form
 - clr r16 ser r17 out DDRC, r16 out PORTC, r17

Corollary

• Specific to a single computer or class of computers (non-portable)



ANATOMY OF AN ASSEMBLY INSTRUCTION

Sample Code Segment

Machine Code		Assembly Code	
Binary	Hex		
0010 0111 0000 0000	0x2700	clr r16	
1110 1111 0001 1111	0xEF1F	ser r17	
1011 1001 0000 0111	0xB907	out DDRC, r16	
1011 1001 0001 1000	0xB918	out PORTC, r17	

- The Operation Code or Opcode for short, is a mnemonic that tells the CPU what instruction is to be executed. In the sample code above that would be clr (clear), ser (set register), and out (output to I/O location). One or more operands follow the Opcode.
- The **Operand(s)** specify the location of the data that is to be operated on by the CPU. In many cases it is the Arithmetic Logic Unit (ALU) that performs the specified operation.

DESIGN EXAMPLE

Write an Assembly Program to turn a light on and off with a switch. A similar program was used in the design of <u>The Wake-up Machine</u>.



DEVELOPMENT STEPS



$0010 \ 0111 \ 0000 \ 0000_2 = 2700_{16} = clr \ r16...$

An Important part of this course is understanding the Design and Language of "The Computer."

The computer implements the *classical* digital gate you learned in your Digital Logic class (EE201) in software with instructions like and, or, and eor.

You are also going to have to seamlessly move from binary to hexadecimal and back again (i.e., Number Systems).

Computer programs move data through Registers, so a working knowledge of Flip-Flops and Registers is also an important foundational part of this class.

Finally, instead of designing with gates (EE201) you will be designing with code. So you will need to review Programming concepts like: data transfer (assignment expressions), arithmetic and logic operators, control transfer (branching and looping), and bit and bit test operators that you leaned in your programming class (CECS174 or CECS100).

The good news is that help is available in Chapter 0: "Introduction to Computing" of your textbook, the supplemental reading provided at the beginning of this document, the web, and Appendix A - Number Systems.

APPENDIX A – NUMBER SYSTEMS

Numbers and Their Computer Representation

INTRODUCTION

Base 10 result of ten fingers

Arabic symbols 0-9, India created Zero and Positional Notation

Other Systems: Roman Numerals: essentially additive, Importance of Roman Numeral lies in whether a symbol precedes or follows another symbol. Ex. IV = 4 versus VI = 6. This was a very clumsy system for arithmetic operations.

POSITIONAL NOTATION (POSITIVE REAL INTEGERS)

Fractional numbers will not be considered but it should be noted that the addition of said would be a simple and logical addition to the theory presented.

The value of each digit is determined by its position. Note pronunciation of 256 "Two Hundred and Fifty Six?

Ex. $256 = 2^{*}10^{2} + 5^{*}10^{1} + 6^{*}10^{0}$

Generalization to any base or radix

Base or Radix = Number of different digit which can occur in each position in the number system.

```
N = A_n r^n + A_{n-1} r^{n-1} + ... + A_1 r^1 + A_0 r^0 (or simple A_1 r + A_0)
```

INTRODUCTION TO BINARY SYSTEM

The operation of most digital devices is binary by nature, either they are on or off.

Examples: Switch, Relay, Tube, Transistor, and TTL IC

Thus it is only logical for a digital computer to in base 2.

Note: Future devices may not have this characteristic, and this is one of the reasons the basics and theory are important. For they add flexibility to the system.

In the Binary system there are only 2 states allowed; 0 and 1 (FALSE or TRUE, OFF or ON)

Example: Most Significant Bit ↓ High Order Bit 1010 = 1*2³ + 0*2² + 1*2¹ + 0*2⁰ = 10₁₀ ↑ Least Significant Bit Low Order Bit ↑ Denotes Base 10 Usually implied by context

Bit = One Binary Digit (0 or 1)

This positional related equation also gives us a tool for converting from a given radix to base 10 - in this example Binary to Decimal.

BASE EIGHT AND BASE SIXTEEN

Early in the development of the digital computer Von Neuman realized the usefulness of operating in intermediate base systems such as base 8 (or Octal)

By grouping 3 binary digits or bits one octal digit is formed. Note that $2^3 = 8$

Binary to Octal Conversion Table

 $\frac{2^{2}2^{1}2^{0}}{0\ 0\ 0} = 0$ $0\ 0\ 1 = 1$ $0\ 1\ 0 = 2$ $0\ 1\ 1 = 3$ $1\ 0\ 0 = 4$ $1\ 0\ 1 = 5$ $1\ 1\ 0 = 6$ $1\ 1\ 1 = 7$ Symbols (not numbers) 8 and 9 are not used in octal.

Example: 100 001 010 110 4 1 2 $6_8 = 4^*8^3 + 1^*8^2 + 2^*8^1 + 6^*8^0 = 2134$

This is another effective way of going from base 2 to base 10

Summary: Base 8 allows you to work in the language of the computer without dealing with large numbers of ones and zeros. This is made possible through the simplicity of conversion from base 8 to base 2 and back again.

In microcomputers groupings of 4 bits (as opposed to 3 bits) or base 16 (2⁴) is used. Originally pronounced Sexadecimal, base 16 was quickly renamed Hexadecimal (this really should be base 6).

Binary to Hex Conversion Table

2322212	0
0000	= 0
0001	= 1
0010	= 2
0011	= 3
0100	= 4
0101	= 5
0110	= 6
0111	= 7
1000	= 8
1001	= 9
1010	= A
1011	= B
1100	= C
1101	= D
1110	= E
1111	= F

In Hex <u>Symbols</u> for 10 to 15 are borrowed from the alphabet. This shows how relative numbers really are or in other words, they truly are just symbols.

Example: 1000 0101 0110

8 5 $6_{16} = 8^{*}16^{2} + 5^{*}16^{1} + 6^{*}16^{0} = 2134$

It is not as hard to work in base 16 as you might think, although it does take a little practice.

CONVERSION FROM BASE 10 TO A GIVEN RADIX (OR BASE)

Successive Division is best demonstrated by an example

To get the digits in the right order let them fall to the right.

For this example: $43_{10} = 101011_2$

Quick Check (Octal) 101 $011 = 5*8 + 3 = 43_{10}$

Another example: Convert 4310 from decimal to Octal

GENERALIZATION OF THE PROCEDURE OR WHY IT WORKS



Where r = radix, N = number, A = remainder, and n = the number of digits in radix r for number N. Division is normally done in base 10.

Another way of expressing the above table is:

$N = r^* N_1 + A_0$	
$N_1 = r^*N_2 + A_1$	
$N_2 = r^*N_3 + A_2$	
:	
$N_{n-1} = r^* N_n + A_{n-1}$	
$N_n = r^*0 + A_n$	
or (now for the slight of hand)	
$N = r^{*}(r^{*}N_{2} + A_{1}) + A_{0}$	substitute N1
$N = r^2 N_2 + r A_1 + A_0$	multiply r through equation
$N = r^2(r^*N_3 + A_2) + rA_1 + A_0$	substitute N ₂
:	
$N = A_n r^n + A_{n-1} r^{n-1} + \ldots + A_1 r^1 + A_0 r^0$	<i>.</i>

Nomenclature

Bit	=	1 binary digit
Byte	=	8 bits
Nibble	=	one half byte = 4 bits
Word	=	Computer Dependent

Binary Arithmetic

BINARY ADDITION

Binary addition is performed similar to decimal addition using the following binary addition rules:

```
0 + 0 = 0

0 + 1 = 1

1 + 0 = 1

1 + 1 = 10 (0 with a carry of 1)
```

Examples:

Problem @	211	$0 + 10_{10} = 31_{10}$	45 10	$+ 54_{10} = 99_{10}$	3 10 -	+ 7 ₁₀ = 10 ₁₀
		101012		1011012		0112
	+	010102	+	1101102	+	1112
		111112	11	000112	10	102
Check @					1*2 ³	3 + 0 [*] 2 ² + 1 [*] 2 ¹ + 0 [*] 2 ⁰
					1*8	$+ 0^{*}4 + 1^{*}2 + 0^{*}1 = 10_{10}$

OCTAL ADDITION

Octal addition is also performed similar to decimal addition except that each digit has a range of 0 to 7 instead of 0 to 9.

Problem @	$21_{10} + 10_{10} = 31_{10}$	$45_{10} + 54_{10} = 99_{10}$	$3_{10} + 7_{10} = 10_{10}$	
	25 ₈	55 ₈	3 8	
	+ 128	+ 668	+ 7 ₈	
	378	1438	128	
Check @	3*8 ¹ + 7*8 ⁰	1*8 ² + 4*8 ¹ + 3*8 ⁰	1*8 ¹ + 2*8 ⁰	
	3*8 + 7*1 = 31 ₁₀	$64 + 32 + 3 = 99_{10}$	$8 + 2 = 10_{10}$	

HEXADECIMAL ADDITION

Hex addition is also performed similar to decimal addition except that each digit has a range of 0 to 15 instead of 0 to 9.

Problem @	$21_{10} + 10_{10} = 31_{10}$	$45_{10} + 54_{10} = 99_{10}$	$3_{10} + 7_{10} = 10_{10}$
	15 ₁₆	2D ₁₆	3 ₁₆
	+ 0A ₁₆	+ 36 ₁₆	+ 7 ₁₆
	1F ₁₆	63 ₁₆	A ₁₆ (not 10)
Check @	1*16 ¹ + 15*16 ⁰	6*16 ¹ + 3*16 ⁰	10*16 ⁰
	$16 + 15 = 31_{10}$	$96 + 3 = 99_{10}$	10 10

BINARY MULTIPLICATION

Decimal	Binary
11 ₁₀	10112
x 13 ₁₀	x 1101 ₂
33 ₁₀ 11 ₁₀ 143 ₁₀	$ 1011_2 \\ 0000_2 \\ 1011_2 \\ 1011_2 $
Check @	10001111 ₂ 8*16 ¹ + 15*16 ⁰ 128 + 15 = 143 ₁₀

BINARY DIVISION

Decimal Binary **21**₁₀ 10101₂ **5**10 **105**10 1012 11010012 10 101 05 110 05 101 00 101 101 000 1*16¹ + 5*16⁰ Check @ $16 + 5 = 21_{10}$

Practice arithmetic operations by making problems up and then checking your answers by converting them back to base 10 via different bases (i.e., 2, 8, and 16).

How a computer performs arithmetic operations is a much more involved subject and has not been dealt with in this section.

COMPLEMENTS AND NEGATIVE NUMBERS OR ADDING A SIGN BIT

Addition, Multiplication, and Division is nice but what about subtraction and negative numbers? From grade school you have learned that subtraction is simply the addition of a negative number. Mathematicians along with engineers have exploited this principle along with modulo arithmetic — a natural outgrowth of adders of finite width — to allow computers to operate on negative numbers without adding any new hardware elements to the arithmetic logic unit (ALU).

SIGN MAGNITUDE

Here is a simple solution, just add a sign bit. To implement this solution in hardware you will need to create a subtractor; which means more money.

Example:	- 2	=	1	00102

magnitude

sign

ONES COMPLEMENT

Here is a solution that is a little more complex. Add the sign bit and invert each bit making up the magnitude — simply change the 1's to 0's and the 0's to 1's.

		sign		magnitude	
Example:	- 2	=	1	11012	

To subtract in 1's complement you simply add the sign and magnitude bits letting the last carry bit (from the sign) fall into the **bit bucket**, and then add 1 to the answer. Once again let the last carry bit fall into the bit bucket. The bit bucket is possible due to the physical size of the adder.

- 0 1010₂ 10
- + 1 1101₂ +(-2)
- 0 10002 8
- + 1₂ Adjustment

0 10012

Although you can now use your hardware adder to subtract numbers, you now need to add 1 to the answer. This again means adding hardware. Compounding this problem, ones complement allows two numbers to equal 0 (schizophrenic zero).

TWOS COMPLEMENT

Here is a solution that is a little more complex to set up, but needs no adjustments at the end of the addition. There are two ways to take the twos complement of a number.

1110			
	0 00102	2	← start
+	1 11012	1's com	plement (i.e. invert)
+	12	add 1	
	1 11102		
Me	ethod 2 = Move fro	om right t	o left until a 1 is encountered then invert.

Method 1 = Take the 1's complement and add 1

Subtraction in twos complement is the same as addition. No adjustment is needed, and twos complement has **no schizophrenic zero** although it does have an additional negative number (see How It Works).

	0 1001 ₂	8
+	1 1110 ₂	+(-2)
	0 10102	10

Examples:

Problem @	33 10	- 19 ₁₀ = 14 ₁₀	69 10	$-84_{10} = -15_{10}$	
		0 1000012		0 10001012	
	+	1 1011012	+	1 01011002	
		0 0011102	1	11100012	
Check @	Check $\[\ensuremath{\ensuremath{\mathcal{C}}}\]$ convert to intermediate base $E_{16} = 14_{10}$		convert back to sign magnitude - 0001111 ₂ convert to intermediate base (16) - $F_{16} = -15_{10}$		

WHY IT WORKS

Real adders have a finite number of bits, which leads naturally to modulo arithmetic — the bit bucket.



OVERFLOW

With arithmetic now reduced to going around in circles, positive numbers can add up to negative and vice-versa. Two tests provide a quick check on whether or not an "Overflow" condition exists.

Test 1 = If the two numbers are negative and the answer is positive, an overflow has occurred.

Test 2 = If the two number are positive and the answer is negative, an overflow has occurred.

If computers were calculators and the world was a perfect place, we would be done. But they are not and so we continue by looking at a few real world problems and their solutions.

CHARACTER CODES OR NON-NUMERIC INFORMATION

DECIMAL NUMBER PROBLEM

Represent a Decimal Numbers in a Binary Computer. A binary representation of a decimal number, a few years ago, might have been "hard wired" into the arithmetic logic unit (ALU) of the computer. Today it, more likely than not, is simply representing some information that is naturally represented in base 10, for example your student ID.

SOLUTION

In this problem, ten different digits need to be represented. Using 4 bits 2⁴ or 16 combinations can be created. Using 3 bits 2³ or 8 combinations can be created. Thus 4 bits will be required to represent one Decimal Digit. It should here be pointed out how 16 combinations can be created from 4 bits (0000 - 1111) while the largest numeric value that can be represented is 15. The reason that the highest numeric value and the number of combinations are different, is due to zero (0) being one of the combinations. This difference points up the need to always keep track of wetter or not you are working zero or one relative and what exactly you are after — a binary number or combinations.

The most common way of representing a decimal number is named Binary Coded Decimal (BCD). Here each binary number corresponds to its decimal equivalent, with numbers larger than 9 simply not allowed. BCD is also known as an 8-4-2-1 code since each number represents the respective weights of the binary digits. In contrast the Excess-3 code is an unweighted code used in earlier computers. Its code assignment comes from the corresponding BCD code plus 3. The Excess-3 code had the advantage that by complementing each digit of the binary code representation of a decimal digit (1's complement), the 9's complement of that digit would be formed. The following table lists each decimal digit and its BCD and Excess-3 code equivalent representation. I have also included the negative equivalent of each decimal digit encoded using the Excess-3 code. For instance, the complement of 0100 (1 decimal) is 1011, which is 8 decimal. You can find more decimal codes on page 18 of "Digital Design" by M. Morris Mano (course text).

Binary Decim	y Coded al (BCD)		Excess-	3
Decimal	Binary	Decimal	Binary	9's
Digit	Code	Digit	Code	Compliment
	8-4-2-1			
0	0000	N/A	0000	1111
1	0001	N/A	0001	1110
2	0010	N/A	0010	1101
3	0011	0	0011	1100
4	0100	1	0100	1011

5	0101	2	0101	1010
6	0110	3	0110	1001
7	0111	4	0111	1000
8	1000	5	1000	0111
9	1001	6	1001	0110
N/A	1010	7	1010	0101
N/A	1011	8	1011	0100
N/A	1100	9	1100	0011
N/A	1101	N/A	1101	0010
N/A	1110	N/A	1110	0001
N/A	1111	N/A	1111	0000

ALPHANUMERIC CHARACTER PROBLEM

Represent Alphanumeric data (lower and upper case letters of the alphabet (a-z, A-Z), digital numbers (0-9), and special symbols (carriage return, line feed, period, etc.).

SOLUTION

To represent the upper and lower case letters of the alphabet, plus ten numbers, you need at least 62 (2x26+10) unique combinations. Although a code using only six binary digits providing 2⁶ or 64 unique combinations would work, only 2 combinations would be left for special symbols. On the other hand a code using 7 bits provides 2⁷ or 128 combinations, which provides more than enough room for the alphabet, numbers, and special symbols. So who decides which binary combinations correspond to what character. Here there is no "best way." About thirty years ago IBM came out with a new series of computers which used 8 bits to store one character (2⁸ = 256 combinations), and devised the Extended Binary-Coded Decimal Interchange Code (EBCDIC pronounced ep-su-dec) for this purpose. Since IBM had a near monopoly on the computer field, at that time, the other computer makers refused to adopt EBCDIC, and that is how the 7bit American Standard Code for Information Interchange (ASCII) came into existence. ASCII has now been adopted by virtually all micro-computer and mini-computer manufacturers. The table below shows a partial list of the ASCII code. Page 23 of the text lists all 128 codes with explanations of the control characters.

DEC	HEX	CHAR	DEC	HEX	CHAR
32	20		64	40	@
33	21	!	65	41	А
34	22	"	66	42	В
35	23	#	67	43	С
36	24	\$	68	44	D
37	25	%	69	45	Е
38	26	&	70	46	F
39	27	"	71	47	G
40	28	(72	48	Н

41	29)	73	49	
42	2A	*	74	4A	J
43	2B	+	75	4B	K
44	2C	,	76	4C	L
45	2D	-	77	4D	М
46	2E	*	78	4E	Ν
47	2F	/	79	4F	0
48	30	0	80	50	Р
49	31	1	81	51	Q
50	32	2	82	52	R
51	33	3	83	53	S
52	34	4	84	54	Т
53	35	5	85	55	U
54	36	6	86	56	V
55	37	7	87	57	W
56	38	8	88	58	Х
57	39	9	89	59	Y
58	ЗA	:	90	5A	Z
59	3B	•	91	5B	[
60	3C	<	92	5C	Ň
61	3D	=	93	5D]
62	3E	>	94	5E	Λ
63	3F	?	95	5F	_

The word "string" is commonly used to describe a sequence of characters stored via their numeric codes — like ASCII).

Although ASCII requires only 7 bits, the standard in computers is to use 8 bits, where the leftmost bit is set to 0. This allows you to code another 128 characters (including such things as Greek letters), giving you an *extended character set*, simply by letting the leftmost bit be a 1. This can also lead to a computer version of the tower of Babel. Alternatively, the leftmost bit can be used for detecting errors when transmitting characters over a telephone line. Which brings us to our next problem.

SYNTHESIS

Although ASCII solves the communication problem between English speaking computers, what about Japanese, Chinese, or Russian computers which have different, and in all these examples, larger alphabets?

COMMUNICATION PROBLEM

Binary information may be transmitted serially (one bit at a time) through some form of communication medium such as a telephone line or a radio wave. Any external noise introduced into the medium can change bit values from 1 to 0 or visa versa.

SOLUTION

The simplest and most common solution to the communication problem involves adding a *parity bit* to the information being sent. The function of the parity bit is to make the total number of 1's being sent either odd (odd parity) or even (even parity). Thus, if any odd number of 1's were sent but an even number of 1's received, you know an error has occurred. The table below illustrates the appropriate parity bit (odd and even) that would be appended to a 4-bit chunk of data.

Synthesis

What happens if two binary digits change bit values? Can a system be devised to not only detect errors but to identify and correct the bit(s) that have changed? One of the most common error-correcting codes was developed by R.W. Hamming. His solution, known as a Hamming code, can be found in a very diverse set of places from a Random Access Memory (RAM) circuit to a Spacecraft telecommunications link. For more of error correcting codes read pages 299 to 302 of the text.

Although detecting errors is nice, preventing them from occurring is even better. Which of course brings us to our next problem.

SHAFT ENCODER PROBLEM

As a shaft turns, you need to convert its radial position into a binary coded digital number.

SOLUTION

The type of coder which will be briefly described below converts a shaft position to a binary-coded digital number. A number of different types of devices will perform this conversion; the type described is representative of the devices now in use, and it should be realized that more complicated coders may yield additional accuracy. Also, it is generally possible to convert a physical position into an electric analog-type signal and then convert this signal to a digital system. In general, though, more direct and accurate coders can be constructed by eliminating the intermediate step of converting a physical position to an analog electric signal. The Figure below illustrates a coded-segment disk which is coupled to the shaft.



The shaft encoder can be physically realized using electro-mechanical (brush) or electro-optical technology. Assuming an electro-optical solution, the coder disk is constructed with bands divided into transparent segments (the shaded areas) and opaque segments (the unshaded areas). A light source is put on one side of the disk, and a set of four photoelectric cells on the other side, arranged so that one cell is behind each band of the coder disk. If a transparent segment is between the light source and a light-sensitive cell, a 1 output will result; and if an opaque area is in front of the photoelectric cell, there will be a O output.

There is one basic difficulty with the coder illustrated: if the disk is in a position where the output number is changing from 011 to 100, or in any position where several bits are changing value, the output signal may become ambiguous. As with any physically realized device, no matter how carefully it is made, the coder will have erroneous outputs in several positions. If this occurs when 011 is changing to 100, several errors are possible; the value may be read as 111 or 000, either of which is a value with considerable errors. To circumvent this difficulty, engineers use a "Gray," or "unit distance," code to form the coder disk (see previous Figure). In this code, 2 bits never change value in successive coded binary numbers. Using a Gray coded disk, a 6 may be read as 7, or a 4 as 5, but larger errors will not be made. The Table below shows a listing of a 4-bit Gray code.

Decimal	Gray Code
0	0000
1	0001
2	0011
3	0010
4	0110
5	0111
6	0101
7	0100
8	1100
9	1101
10	1111
11	1110
12	1010
13	1011
14	1001
15	1000

Synthesis

Gray code is used in a multitude of application other than shaft encoders. For example, CMOS circuits draw the most current when they are switching. If a large number of circuits switch at the same time unwelcome phenomena such as "Ground Bounce" and "EMI Noise" can result. If the transistors are switching due to some sequential phenomena (like counting), then these unwelcome visitors can be minimized by replacing a weighted binary code by a Gray code.

If the inputs to a binary machine are from an encoder using a Gray code, each word must be converted to conventional binary or binary-coded decimal bit equivalent. How can this be done? Before you can answer this question, you will need to learn about Boolean Algebra — what a coincidence, that's the topic of the next Section.

APPENDIX D - ATMEGA INSTRUCTION SET	APPENDIX	B – ATMEGA	INSTRUCTION	Set1
-------------------------------------	----------	------------	-------------	------

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S			
ADD	Rd, Rr	Add two Registers	Rd ← Rd + Rr	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	RdI.K	Subtract Immediate from Word	Rdh:RdI ← Rdh:RdI - K	Z.C.N.V.S	2
AND	Bd. Br	Logical AND Registers	Rd ← Rd • Rr	Z.N.V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OB	Bd. Br	Logical OB Registers	Bd ← Bd v Br	ZNV	1
ORI	Bd. K	Logical OB Register and Constant	Bd ← Bd v K	Z.N.V	1
EOR	Bd. Br	Exclusive OR Registers	Bd ← Bd ⊕ Br	ZNV	1
COM	Bd	One's Complement	Bd - OvEE - Bd	ZCNV	
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	ZONVH	
SBB	BdK	Set Bit/s) in Register	Rd - Rd v K	Z,0,N,V,11	
CDD	nu,K	Class Dit(s) in Register		Z,N,V	
UBR	nd,N	Clear Bit(s) In Register	Rd ← Rd • (0XFF - K)	Z,N,V	1
ING DEC	nu D4	Desement		Z,N,V	1
DEG	Ha	Decrement	Ha ← Ha - 1	2,N,V	+ 1
187	Rd	Lest for Zero or Minus	Ha ← Rd • Rd	Z,N,V	+ 1
CLR	Rd	Clear Register	Rd ← Rd ⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z,C	2
MULS	Rd, Rr	Multiply Signed	R1:R0 ← Rd x Rr	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
JMP ⁽¹⁾	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	3
ICALL		Indirect Call to (Z)	PC ← Z	None	3
CALL ⁽¹⁾	k	Direct Subroutine Call	PC ← k	None	4
BET		Subroutine Beturn		None	4
BETI	+	Interrunt Beturn		1	4
CDEE	Dd De	Compare Skip if Equal	# (Pd - Pd) PC + PC + 2 or 2	Nene	4/0/0
CPBE	nu,ni Di Di	Compare, Skip il Equal	II (hd = h) PC ← PC + 2013	7 NVCU	1/2/3
CPC	Dd Da	Compare Original Company	hu - hi	Z, N, V, O, H	
CPC	na,nr			ZNVCU	4
CPI		Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
	Rd,K	Compare With Carry Compare Register with Immediate	Rd – Rr – C Rd – K	Z, N,V,C,H Z, N,V,C,H	1
SBRC	Rd,K Rr, b	Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared	Rd - Rr - C Rd - K if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	Z, N,V,C,H Z, N,V,C,H None	1 1 1/2/3
SBRC SBRS	Rd,K Rr, b Rr, b	Compare Negister with Immediate Skip if Bir in Register Cleared Skip if Bit in Register is Set	$\label{eq:rescaled} \begin{array}{l} \operatorname{Rd}-\operatorname{Rr}-\operatorname{C}\\ \operatorname{Rd}-\operatorname{K}\\ & \text{if}\left(\operatorname{Rr}(b){=}0\right)\operatorname{PC}\leftarrow\operatorname{PC}+2 \text{ or } 3\\ & \text{if}\left(\operatorname{Rr}(b){=}1\right)\operatorname{PC}\leftarrow\operatorname{PC}+2 \text{ or } 3 \end{array}$	Z, N,V,C,H Z, N,V,C,H None None	1 1/2/3 1/2/3
SBRC SBRS SBIC	Rd,K Rr, b Rr, b P, b	Compare Win Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared	$\begin{array}{l} Rd - Rr - C \\ Rd - K \\ if (Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3 \\ if (Rr(b) = 1) PC \leftarrow PC + 2 \text{ or } 3 \\ if (P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3 \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None	1 1/2/3 1/2/3 1/2/3
SBRC SBRS SBIC SBIS	Rd,K Rr, b Rr, b P, b P, b	Compare Nim Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in UO Register Cleared Skip if Bit in UO Register is Set	$\begin{array}{l} \operatorname{Rd} - \operatorname{Rr} - C \\ \operatorname{Rd} - K \\ \operatorname{if} (\operatorname{Rr}(b) = 0) \operatorname{PC} \leftarrow \operatorname{PC} + 2 \operatorname{or} 3 \\ \operatorname{if} (\operatorname{Rr}(b) = 1) \operatorname{PC} \leftarrow \operatorname{PC} + 2 \operatorname{or} 3 \\ \operatorname{if} (\operatorname{Rb}(b) = 0) \operatorname{PC} \leftarrow \operatorname{PC} + 2 \operatorname{or} 3 \\ \operatorname{if} (\operatorname{Pb}(b) = 1) \operatorname{PC} \leftarrow \operatorname{PC} + 2 \operatorname{or} 3 \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None	1 1/2/3 1/2/3 1/2/3 1/2/3
SBRC SBRS SBIC SBIS BRBS	Rd,K Rr, b Rr, b P, b P, b s, k	Compare Num Carry Compare Negister with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set	$ \begin{array}{l} Rd - Rr - C \\ Rd - K \\ \hline \\ Rd - K \\ \hline \\ if (Rr(b) = 0) PC \leftarrow PC + 2 \ or \ 3 \\ \hline \\ if (Rr(b) = 1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline \\ if (P(b) = 1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline \\ if (Rb(c) = 1) C \leftarrow PC + 2 \ or \ 3 \\ \hline \\ if (SREG(s) = 1) \ fhen \ PC \leftarrow PC + k + 1 \\ \end{array} $	Z, N,V,C,H Z, N,V,C,H None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBRC SBRS SBIC SBIS BRBS BRBC	Rd,K Rr, b Rr, b P, b P, b s, k s, k	Compare Nim Carry Compare Neglister with Immediate Skip if Bit in Register Cleared Skip if Bit in VC Register Cleared Skip if Bit in VC Register Cleared Skip if Bit in VC Register is Set Branch if Status Flag Set Eranch if Status Flag Set	$ \begin{array}{l} Rd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC \leftarrow PC + 2 \ or \ 3 \\ if (Rr(b)=0) PC \leftarrow PC + 2 \ or \ 3 \\ if (P(b)=0) PC \leftarrow PC + 2 \ or \ 3 \\ if (P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ if (P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ if (SREG(s)=1) \ fhen \ PC \leftarrow PC + k + 1 \\ if (SREG(s)=0) \ fhen \ PC \leftarrow PC + k + 1 \end{array} $	Z, N,V,C,H Z, N,V,C,H None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBS BRBC BREQ	Rd,K Rr, b Rr, b P, b P, b s, k s, k k k	Compare Nim Carry Compare Neglister with Immediate Skip if Bit in Register Cleared Skip if Bit in UP Register Cleared Skip if Bit in UP Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch Hequal	$\begin{array}{l} \text{Hd} - \text{Hr} - \text{C} \\ \text{Hd} - \text{Kr} \\ \text{if} \left(\text{Fr}(b) = 0 \right) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} \left(\text{Rr}(b) = 1 \right) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} \left(\text{R}(b) = 1 \right) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} \left(\text{RP}(b) = 1 \right) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} \left(\text{RPE}(s) = 1 \right) \text{Hen} \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} \left(\text{SREG}(s) = 0 \right) \text{Hen} \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} \left(\text{Z} = 1 \right) \text{Hen} \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE	Rd,K Rr, b P, b P, b s, k s, k k k	Compare Num Carry Compare Num Carry Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Hot Equal	$\begin{array}{l} \text{Rd} - \text{Rr} - \text{C} \\ \text{Rd} - \text{K} \\ \text{if} (\text{Rr}(b) = 0) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if} (\text{Rr}(b) = 1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if} (\text{Rr}(b) = 1) \ \text{PC} \leftarrow \text{PC} + 2 \ \text{or} \ 3 \\ \text{if} (\text{RE}(b) = 0) \ \text{Che} \ \text{PC} + 2 \ \text{or} \ 3 \\ \text{if} (\text{REE}(s) = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{SREE}(s) = 0) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{Z} = 1) \ \text{then} \ \text{PC} \leftarrow \text{PC} + k + 1 \\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRNE BRCS	Rd,K Rr,b Pr,b P,b s,k s,k k k	Compare Neal Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in UO Register Cleared Skip if Bit in UO Register is Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Mot Equal Branch if Not Equal Branch if Not Equal	$\begin{array}{l} Hd - Rr - C \\ Rd - K \\ if (Rr(b)=0) PC + PC + 2 \ or \ 3 \\ if (Rr(b)=1) PC + PC + 2 \ or \ 3 \\ if (Rr(b)=1) PC + PC + 2 \ or \ 3 \\ if (P(b)=1) PC + PC + 2 \ or \ 3 \\ if (RE(a)) = 1) \ then \ PC + PC + k + 1 \\ if (RE(a)) = 0 \ then \ PC + PC + k + 1 \\ if (Z = 1) \ then \ PC + PC + k + 1 \\ if (Z = 1) \ then \ PC + PC + k + 1 \\ if (C = 1) \ then \ PC + PC + k + 1 \\ \end{array}$	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRBC BRRC BRCS BRCC	Rd,K Rr, b P, b P, b s, k k k k k k k	Compare Nim Carry Compare Neglister with Immediate Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Cary Set Branch if Cary Set Branch if Cary Set	$\begin{array}{l} \text{Hd} - \text{Rr} - \text{C} \\ \text{Hd} - \text{K} \\ \text{if} (\text{Rr}(b)=0) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{RP}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{RPE}(a)=1) \text{Hen} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{RSE}(a)=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{RSE}(a)=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z=1) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z=1) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z=1) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{PC} + k \\ \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{if} (C=0) \text{ fm} \text{PC} \leftarrow \text{if} (C=0) \text{ fm} \text{if} (C=0) \text{ fm} \text{if} (C=0) \text{ fm} \text{if} (C=0) \text{if} \text{if} (C=0) \text{if} \text{if} (C=0) \text{if} \text{if} (C=0) $	Z, N,V,C,H Z, N,V,C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRRC BRNE BRCS BRSH	Rd,K Rr,b P,b P,b s,k s,k k k k k k k k k	Compare Num Carry Compare Num Carry Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Kot Equal Branch if Avt Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared	$\begin{array}{l} \text{Hd} - \text{Hr} - \text{C} \\ \text{Hd} - \text{K} \\ \text{if} (\text{Rr(b)=0)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr(b)=1)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr(b)=1)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{RBE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{RBE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{RBE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{if} \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{if} \\ \text{if} \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{if} \\ \text{if} \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{if} \\ \text{if} \\ \text{if} (Z = 0) \text{ then } \text{PC} \leftarrow \text{if} \\ \text{if} $	Z, N.V.C.H Z, N.V.C.H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIS BRBS BRRC BRRC BRRC BRRC BRCS BRCS BRSH BRSH BRCS BRSH BRSH BRSH	Rd,K Rr,b P,b P,b s,k s,k k k k k k k k k k k k	Compare Nim Carry Compare Neglister with Immediate Skip if Bit in Register Cleared Skip if Bit in No Register is Set Skip if Bit in UO Register is Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Not Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Same or Higher Branch if Sene or Higher	$\begin{array}{l} Hd - Rr - C \\ Rd - K \\ \mbox{if (Rr(b)=0) PC + PC + 2 \ or \ 3} \\ \mbox{if (Rr(b)=1) PC - PC + 2 \ or \ 3} \\ \mbox{if (R(b)=1) PC + PC + 2 \ or \ 3} \\ \mbox{if (REG(s)=0) PC + PC + 2 \ or \ 3} \\ \mbox{if (REG(s)=0) then PC + PC + k + 1} \\ \mbox{if (SREG(s)=0) then PC + PC + k + 1} \\ \mbox{if (Z = 1) then PC + PC + k + 1} \\ \mbox{if (Z = 0) then PC + PC + k + 1} \\ \mbox{if (C = 0) then PC + PC + k + 1} \\ \mbox{if (C = 0) then PC + PC + k + 1} \\ \mbox{if (C = 0) then PC + PC + k + 1} \\ \mbox{if (C = 0) then PC + PC + k + 1} \\ \mbox{if (C = 0) then PC + PC + k + 1} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ \mbox{if (C = 1) then PC + PC + k + 1)} \\ if (C = 1) then P$	Z, N.V.C.H Z, N.V.C.H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRNE BRNE BRCS BRSH BRC BRSH BRC BRSH BRLO BRM	RdK Rr, b Rr, b P, b P, b s, k s, k k k k k k k k k k k	Compare Netl Carry Compare Netl Carry Skip if Bit in Register Cleared Skip if Bit in ND Register Cleared Skip if Bit in ND Register Cleared Skip if Bit in ND Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Carry Cleared Branch if Same of Higher Branch if Lower Branch if Lower	$\begin{array}{l} \text{Hd} - \text{Kr} - \text{C} \\ \text{Hd} - \text{K} \\ \text{if (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if (R(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if (R(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if (R(b)=1) PC \leftarrow PC + 2 \text{ or } 3 \\ \text{if (R(b)=1) PC \leftarrow PC + k + 1 \\ \text{if (REG(s) = 0) then PC \leftarrow PC + k + 1 \\ \text{if (Z = 1) then PC \leftarrow PC + k + 1 \\ \text{if (Z = 0) then PC \leftarrow PC + k + 1 \\ \text{if (C = 0) then PC \leftarrow PC + k + 1 \\ \text{if (C = 0) then PC \leftarrow PC + k + 1 \\ \text{if (C = 0) then PC \leftarrow PC + k + 1 \\ \text{if (C = 1) then PC \leftarrow PC + k + 1 \\ \text{if (C = 1) then PC \leftarrow PC + k + 1 \\ \text{if (C = 1) then PC \leftarrow PC + k + 1 \\ \text{if (N = 1) then PC \leftarrow PC + k + 1 \\ \text{if (N = 1) then PC \leftarrow PC + k + 1 \\ \end{array}}$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BREQ BREQ BRNE BRCS BRCC BRSH BRCC BRSH BRLO BRMI BRP	RdK Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k	Compare Neigher with Immediate Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in IO Register Cleared Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Mous Bran	$\begin{array}{l} \text{Hd} - \text{Hr} - \text{C} \\ \text{Hd} - \text{K} \\ \text{if} (\text{Rr(b)=0)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr(b)=1)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr(b)=1)} \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{RBE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{RBE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (\text{REE}(s) = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (Z = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{if} X \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{if} X \\ \text{if} (X = 1) \text{ then } \text{PC} \leftarrow \text{if} X \\ \text{if} (X = 1) \text{ then } if$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBC BRBC BRBC BRCC BRCC BRSH BRCC BRSH BRCC BRSH BRCC BRSH BRCC BRSH BRCC BRSH BRCC BRSH BRCC BRM	Rd,K Rr,b P,b S,k s,k k k k k k k k k k k k k k k	Compare Nin Carry Compare Nin Carry Compare Nin Carry Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in UO Register Cleared Skip if Bit in UO Register Cleared Skip if Bit in UO Register Cleared Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Ninus Branch if Ninus Branch if Ninus Creater or Eval Signed	$\begin{array}{l} \text{Hd} - \text{Rr} - \text{C} \\ \text{Hd} - \text{Kr} - \text{C} \\ \text{If} (\text{Fr}(b) = 0) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rr}(b) = 1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rb}(b) = 1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rb}(b) = 1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3 \\ \text{if} (\text{Rb}(c)) = 0 \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{Rb}(c)) = 0 \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{Z} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{Z} = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{C} = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{C} = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{C} = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{C} = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{C} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{PC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{NC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{NC} \leftarrow \text{NC} + k + 1 \\ \text{if} (\text{N} = 1) \text{ then } \text{NC} \leftarrow \text{NC} + k + $	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRNE BRC BRNE BRC BRSH BRC BRNE BRC BRNE BRC BRSH BRM BRM BRM BRM BRPL BRAE	RdK Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k k k	Compare Nim Carry Compare Nim Carry Skip if Bit in Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Status Flag Cleared Branch if Carry Set Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Lower Branch if Lower Branch if Iower Branch if Flus Branch if Flus	$\begin{array}{l} Hd - Fr - C \\ Fd - K \\ \hline H(Fr(b)=0) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(Fr(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(F(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline H(P(b)=1) PC \leftarrow PC + k + 1 \\ \hline H(SREG(a) = 0) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(Z = 1) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(C = 0) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(C = 0) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(C = 0) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(C = 0) \ fm \ PC \leftarrow PC + k + 1 \\ \hline H(N = 0) \ fm \ PC \leftarrow PC + k + k \\ \hline H(N = 0) \ fm \ PC \leftarrow PC + k + k \\ \hline H(N = 0) \ fm \ PC \leftarrow PC + k + k \\ \hline H(N = 0) \ fm \ PC \leftarrow PC + k + k \\ \hline H(N = 0) \ fm \ PC \leftarrow PC + k \\ \hline H(N = $	Z, N.V.C.H Z, N.V.C.H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRC SBRS SBIS BRBS BRBC BRCQ BRN BRCS BRCS BRCS BRCS BRCD BRCD BRCS BRCS BRCD BRMI BRQE BRQE BRUT	Rd/K Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k k k	Compare Nin Carry Win Immediate Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in UO Register Cleared Skip if Bit in UO Register Cleared Skip if Bit in UO Register Cleared Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Set Branch if Cleared Branch if Cleared Branch if Cleared Branch if Cleared Branch if Set Branch if Cleared Branch if Cleared Branch if Set Branch if Set Branch if Set Branch if Set Branch if Icover Branch if Icover Branch if Icover Branch if Icover Branch if Iceator or Equal, Signed Branch if Lees Than Zero, Signed	$\begin{array}{l} Hd - Rr - C \\ Rd - K \\ \mbox{if (Rr(b)=0)} PC + PC + 2 \ or \ 3 \\ \mbox{if (Rr(b)=1)} PC - PC + 2 \ or \ 3 \\ \mbox{if (Rr(b)=1)} PC + PC + 2 \ or \ 3 \\ \mbox{if (REG(s)=1)} PC + PC + 2 \ or \ 3 \\ \mbox{if (REG(s)=0)} then \ PC + PC + k + 1 \\ \mbox{if (REG(s)=0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 1)} then \ PC + PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (C = 0)} then \ PC - PC + k + 1 \\ \mbox{if (N = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = 0)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 0)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 0)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 0)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC - PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox{if (N = V = 1)} then \ PC + PC + k + 1 \\ \mbox$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBC BREQ BRNE BRC BRNE BRC BRNE BRC BRNE BRC BRNE BRC BRNH BRND BRMI BRME BRUE BRUE BRLT BRNS	RdK Rr, b Rr, b P, b P, b s, k s, k k	Compare Nin Carry Compare Nin Carry Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in UO Register Cleared Skip if Bit in UO Register Cleared Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Kot Equal Branch if Carry Set Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Jower Branch if Jower Branch if Minus Branch if Greater or Equal, Signed Branch if Greater or Equal, Signed Branch if Half Carry Flag Set	$\begin{array}{l} Hd - Rr - C \\ Rd - K \\ \hline \\ if (Rr(b)=0) PC + PC + 2 \ or \ 3 \\ if (Rr(b)=1) PC - PC + 2 \ or \ 3 \\ if (Rb)=1) PC + PC + 2 \ or \ 3 \\ if (P(b)=1) PC + PC + 2 \ or \ 3 \\ if (P(b)=1) PC + PC + 2 \ or \ 3 \\ if (SREG(s) = 0) \ then \ PC + PC + k + 1 \\ if (SREG(s) = 0) \ then \ PC + PC + k + 1 \\ if (Z = 1) \ then \ PC + PC + k + 1 \\ if (Z = 0) \ then \ PC - PC + k + 1 \\ if (C = 0) \ then \ PC - PC + k + 1 \\ if (C = 0) \ then \ PC - PC + k + 1 \\ if (C = 0) \ then \ PC - PC + k + 1 \\ if (N = 1) \ then \ PC - PC + k + 1 \\ if (N = 1) \ then \ PC - PC + k + 1 \\ if (N = 0) \ then \ PC - NC + NC + 1 \\ if (N = 0) \ then \ PC - NC + NC + NC + 1 \\ if (N = 0) \ then \ NC + NC + NC + NC + 1 \\ if (N = 0) \ then \ NC + NC$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRNE BRC BRNE BRC BRNE BRC BRNE BRC BRSH BRN BRM BRN BRNE BRNE BRNE BRNE BRNE BRNE BRHS BRHS BRHC	RdK Rr, b P, b P, b s, k s, k k	Compare Nin Carry Flag Ceared Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in IO Register Cleared Branch if Status Flag Set Branch if Status Flag Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Motus Branch if Motus Branch if Motus Branch if Status Branch if Status Branch if Set Branch if Set Branch if Carry Set Branch if Carry Cleared Branch if Motus Branch if Jenus Branch if Lower Branch if Carry Flag Bet Branch if Lary Flag Set Branch if Half Carry Flag Cleared	$\begin{array}{l} Hd - Fr - C \\ Fd - K \\ \hline H(Rr(b)=0) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(Rr(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(Rr(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(P(b)=1) PC \leftarrow PC + 2 \ or \ 3 \\ \hline f(P(b)=1) PC \leftarrow PC + k + 1 \\ \hline f(C=1) PC \leftarrow PC + k + 1 \\ \hline f(Z=1) PC \leftarrow PC + k + 1 \\ \hline f(C=0) PC \leftarrow PC + k + 1 \\ \hline f(C=0) PC \leftarrow PC + k + 1 \\ \hline f(C=1) PC \leftarrow PC + k + 1 \\ \hline f(C=1) PC \leftarrow PC + k + 1 \\ \hline f(N=1) PC \leftarrow PC + k + 1 \\ \hline f(N=1) PC \leftarrow PC + k + 1 \\ \hline f(N=1) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(N=0) PC \leftarrow PC + k + 1 \\ \hline f(H=1) PC \leftarrow PC + k + 1 \\ \hline f(H=1) Opc = PC \leftarrow PC + k + 1 \\ \hline f(H=1) Opc = PC + PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC + k + 1 \\ \hline f(H=0) PC \leftarrow PC \leftarrow PC \leftarrow PC + k + 1 $	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBC BRRC BRC BRC BRCS BRCS BRCS BRCC BRSH BRLO BRM BRA	Rd/K Rr, b P, b P, b s, k s, k k	Compare Nin Carry Vilag Set Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in UO Register Cleared Skip if Bit in UO Register Set Branch if Status Flag Set Branch if Status Flag Set Branch if Status Flag Set Branch if Carry Set Branch if Carry Set Branch if Same or Higher Branch if Same or Higher Branch if Same or Higher Branch if Carry Cleared Branch if Carry Set Branch if Minus Branch if Minus B	$\begin{array}{l} Hd - Rr - C \\ Hd - K \\ \mbox{if (Rr(b)=0)} PC + PC + 2 \ or \ 3 \\ \mbox{if (Rr(b)=1)} PC - PC + 2 \ or \ 3 \\ \mbox{if (Rb(b)=1)} PC + PC + 2 \ or \ 3 \\ \mbox{if (RbEG(s)=0)} PC + PC + 2 \ or \ 3 \\ \mbox{if (RbEG(s)=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (SREG(s)=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=1)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=0)} hon \ PC + PC + k \ 1 \\ \mbox{if (C=1)} hon \ PC + PC + k \ 1 \\ \mbox{if (N=1)} hon \ PC + PC + k \ 1 \\ \mbox{if (N=1)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=1)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ 1 \\ \mbox{if (N=0)} hon \ PC + PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC + PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC + PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC + PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ PC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \mbox{if (I=1)} hon \ RC \ k \ k \ 1 \\ \ k \ k \ k \ k \ k \ k \ k \ k \ k \$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBC BREQ BRNE BRC BRNE BRC BRNE BRC BRSH BRC BRSH BRC BRSH BRC BRSH BRC BRSH BRC BRH BRC BRMI BRALT BRHS BRTS BRTS BRTS	RdK Rr, b Rr, b P, b P, b s, k s, k k	Compare Min Carry Flag Cleared Skip if Bit in Register is Set Skip if Bit in Register is Set Skip if Bit in UO Register Cleared Skip if Bit in UO Register is Set Branch if Status Flag Ste Branch if Status Flag Steared Branch if Status Flag Cleared Branch if Vot Equal Branch if Vot Equal Branch if Carry Cleared Branch if Same or Higher Branch if Same or Higher Branch if Some or Higher Branch if Some or Higher Branch if Grays Branch if Grays Branch if Grays Branch if Graget or Equal, Signed Branch if Haus Branch if Haus Branch if Haus Than Zero, Signed Branch if Hag Set Branch if Hag Set Branch if Hag Set Branch if Thag Steared	$\begin{array}{l} Hd - Rr - C \\ Rd - K \\ \hline \\ H(Pt(b)=0) PC + PC + 2 \ or \ 3 \\ \hline \\ if (Rt(b)=1) PC + PC + 2 \ or \ 3 \\ \hline \\ if (Rb)=1) PC + PC + 2 \ or \ 3 \\ \hline \\ if (Rb)=1) PC + PC + 2 \ or \ 3 \\ \hline \\ if (RbC(s)=1) Hen PC + PC + k \ 1 \\ \hline \\ if (SREC(s)=0) Hen PC + PC + k \ 1 \\ \hline \\ if (Z = 1) Hen PC + PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (Z = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 1) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 1) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ if (X = 0) Hen PC - PC + k \ 1 \\ \hline \\ \end{bmatrix}$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBRC SBRS SBIC SBIS BRBS BRBC BRCS BRCS BRCS BRCS BRCS BRCS BRCS BRCB BRCB BRCB BRCB BRSH BRHS BRHB BRHE BRHS BRHS	RdK Rr, b P, b P, b s, k s, k k	Compare Neglater with Immediate Skip if Bit in Register Cleared Skip if Bit in Register Cleared Skip if Bit in US Register Cleared Branch if Status Flag Set Branch if Status Flag Set Branch if Carry Set Branch if Carry Set Branch if Carry Set Branch if Carry Set Branch if Status Flag Set Branch if Greater or Equal, Signed Branch if Lower Branch if Lary Flag Set Branch if Hall Carry Flag Set Branch if T Seg Set Branch if Seg Set Branch if T Seg Set Branch if Seg Set Branch if T Seg Set Branch if Seg Set Bra	$ \begin{array}{l} Hd - Rr - C \\ Rd - K \\ \hline if (Rr(b)=0) PC + PC + 2 \ or \ 3 \\ \hline if (Rr(b)=1) PC + PC + 2 \ or \ 3 \\ \hline if (Rr(b)=1) PC + PC + 2 \ or \ 3 \\ \hline if (P(b)=1) PC + PC + 2 \ or \ 3 \\ \hline if (P(b)=1) PC + PC + 2 \ or \ 3 \\ \hline if (RE(a)=1) \ then \ PC + PC + k + 1 \\ \hline if (RE(a)=0) \ then \ PC + PC + k + 1 \\ \hline if (Z = 1) \ then \ PC + PC + k + 1 \\ \hline if (Z = 0) \ then \ PC + PC + k + 1 \\ \hline if (C = 0) \ then \ PC + PC + k + 1 \\ \hline if (C = 0) \ then \ PC + PC + k + 1 \\ \hline if (C = 0) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 0) \ then \ PC + PC + k + 1 \\ \hline if (N = 0) \ then \ PC + PC + k + 1 \\ \hline if (N = 0) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 1) \ then \ PC + PC + k + 1 \\ \hline if (N = 0) \ then \ P$	Z, N.V.C,H Z, N.V.C,H None None None None None None None None	1 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2

¹ Source: ATmega328P Data Sheet <u>http://www.atmel.com/dyn/resources/prod_documents/8161S.pdf</u> Chapter 31 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	if $(1 = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if $(1 = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS				
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSH	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
HOL	Hd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V	1
ASP	Hd Pd	Arithmatia Shift Biaht	$Rd(r) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	ZCNV	1
SWAP	Bd	Swan Nihhles	$Bd(3, 0) \leftarrow Bd(7, 4) Bd(7, 4) \leftarrow Bd(3, 0)$	None	1
BSET	- 14 	Flag Set	SBEG(e) ~ 1	SBEG(s)	1
BCLR	s	Flag Clear	SREG(s) $\leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1←1	1	1
CLI		Global Interrupt Disable	1←0	1	1
SES		Set Signed Test Flag	S←1	S	1
CLS		Clear Signed Test Flag	S←0 V 4	8	1
OLV.		Class Two Complement Overflow	V + 1	V	
SET		Set T in SREG		T	1
CLT		Clear T in SBEG	T←0	T	1
SEH		Set Half Carry Flag in SBEG		н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	NSTRUCTIONS				
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Hd, Y	Load Indirect	$Hd \leftarrow (Y)$	None	2
LD	Hd, Y+	Load Indirect and Post-Inc.	$Hd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
	Rd, - Y	Load Indirect with Displacement	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$ $Rd \leftarrow (Y + d)$	None	2
LD	Bd Z	Load Indirect		None	2
	Bd Z+	Load Indirect and Post-Inc	$Bd \leftarrow (Z) \ Z \leftarrow Z + 1$	None	2
LD	RdZ	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$, $Bd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	Rd ← (k)	None	2
ST	X, Br	Store Indirect	(X) ← Br	None	2
ST	X+, Br	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$, (X) $\leftarrow Rr$	None	2
ST	Y, Br	Store Indirect	(Y) ← Br	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Br$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	2
51 97	2+, Hr 7 P-	Store indirect and Post-Inc.	$(\mathcal{L}) \leftarrow Hr, \mathcal{L} \leftarrow \mathcal{L} + 1$ $\mathcal{I} \leftarrow \mathcal{I} \leftarrow \mathcal{I} \leftarrow \mathcal{P}$	None	2
	-2, MF	Store Indirect with Displacement	$\angle \leftarrow \angle \cdot i, (\angle) \leftarrow Hr$	None	2
815	k Br	Store Direct to SBAM	$(z + q) \leftarrow Rr$	None	2
LPM	5,10	Load Program Memory	$B0 \leftarrow (Z)$	None	3
LPM	Bd. Z	Load Program Memory	$Bd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Br	Out Port	P ← Br	None	1
PUSH	Br	Push Register on Stack	STACK ← Rr	None	2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
MCU CONTROL INSTRUCTIONS					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168PA and ATmega328P.